Verification Plans

Verification Plans The Five-Day Verification Strategy for Modern Hardware Verification Languages

2004

Hardback (31 Oct 2003)

  • $200.83
Add to basket

Includes delivery to the United States

10+ copies available online - Usually dispatched within 7 days

Publisher's Synopsis

Verification isjob one in today's modem design process. Statistics tell us that the verification process takes up a majority of the overall work. Chips that come back dead on arrival scream that verification is at fault for not finding the mistakes. How do we ensure success? After an accomplishment, have you ever had someone ask you, "Are you good or are you just lucky?"? Many design projects depend on blind luck in hopes that the chip will work. Other's, just adamantly rely on their own abilities to bring the chip to success. ill either case, how can we tell the difference between being good or lucky? There must be a better way not to fail. Failure. No one likes to fail. ill his book, "The Logic of Failure", Dietrich Domer argues that failure does not just happen. A series of wayward steps leads to disaster. Often these wayward steps are not really logical, decisive steps, but more like default omissions. Anti-planning if you will, an ad-hoc approach to doing something. To not plan then, is to fail.

Book information

ISBN: 9781402076190
Publisher: Springer US
Imprint: Springer
Pub date:
Edition: 2004
DEWEY: 621.392
DEWEY edition: 22
Language: English
Number of pages: 229
Weight: 1200g
Height: 234mm
Width: 156mm
Spine width: 15mm