System Level Design of Reconfigurable Systems-on-Chip

System Level Design of Reconfigurable Systems-on-Chip

Softcover reprint of hardcover 1st ed. 2005

Paperback (29 Oct 2010)

Save $30.75

  • RRP $174.55
  • $143.80
Add to basket

Includes delivery to the United States

10+ copies available online - Usually dispatched within 7 days

Publisher's Synopsis

System Level Design of Reconfigurable Systems-on-Chip provides insight in the challenges and difficulties encountered during the design of reconfigurable Systems-on-Chip (SoCs). Reconfiguration is becoming an important part of System-on-Chip design to cope with the increasing demands for simultaneous flexibility and computational power.

The book focuses on system level design issues for reconfigurable SoCs, and provides information on reconfiguration aspects of complex SoCs and how they can be implemented in practice. It is divided in three parts. The first part provides background information and requirements on reconfigurable technologies and systems. The second one identifies existing methodological gaps, and introduces a design flow for developing reconfigurable Systems-on-Chip. The high level part of the design flow can be covered by two C++ based methodologies: one based on SystemC and one based on OCAPI-XL, both including appropriate extensions to handle reconfiguration issues. Finally, the third part of the book presents reconfigurable SoCs from the perspective of the designer, through three indicative case studies from the wireless and multimedia communication domain.

Book information

ISBN: 9781441938640
Publisher: Springer US
Imprint: Springer
Pub date:
Edition: Softcover reprint of hardcover 1st ed. 2005
DEWEY: 621.3815
DEWEY edition: 23
Language: English
Number of pages: 231
Weight: 378g
Height: 234mm
Width: 156mm
Spine width: 12mm