Publisher's Synopsis
This videotaped tutorial begins by reviewing historic trends in CMOS device scaling and identifying the characteristics and requirements of sub-100nm transistors, including both device and circuit considerations, and gate oxide scaling and scaling source/drain regions and optimizing well profiles.